

EXTRA:

Exploiting eXascale Technology with Reconfigurable Architectures

Cătălin Bogdan Ciobanu, Giulio Stramondo, Ana Lucia Varbanescu




Mission statement

Create a flexible exploration platform for the development and optimization of architectures, tools, and applications targeting the next generation of exascale HPC systems using reconfigurable technology.

Research challenges

- Platform design and development for reconfigurable acceleration.
- Tool design for fast prototyping and design space exploration.
- Automated generation and deployment of reconfigurable kernels & applications.
- HPC application prototyping, performance analysis, modeling, and extrapolation.

The EXTRA platform






@UvA: Parallel Memory Systems

Design customizable parallel memory architectures.

Embedding parallel memory systems in hardware accelerators.

Modeling application-centric parallel memory efficiency.



Contact

c.b.ciobanu@uva.nl
g.stramondo@uva.nl
a.l.varbanescu@uva.nl



More info...

- [1] C.B.Ciobanu, G.Stramondo, A.L.Varbanescu. Customizable Memory Systems for High Performance Reconfigurable Architectures. In *HiPEAC ACACES'16*.
[2] D. Stroobandt, A. L. Varbanescu, C. B. Ciobanu, M. Al Kadi, A. Brokalakis, G. Charitopoulos, T. Todman, X. Niu, D. Pnevmatikatos, A. Kulkarni, E. Vansteenkiste, W. Luk, M. D. Santambrogio, D. Sciuto, M. Huebner, T. Becker, G. Gaydadjiev, A. Nikitakis and A. J. Thom, *EXTRA: Towards the exploitation of eXascale technology for reconfigurable architectures*. In *Reconfigurable Communication-centric Systems-on-Chip*, 2016.

Partners

